This paper discusses in detail the effects of Sub-10nm fin-width (W fin ) on the analog performance and variability of FinFETs. It is observed through detailed measurements that the transconductance degrades and output conductance improves with the reduction in fin-width. Through different analog performance metrics, it is shown that analog circuit performance, in Sub-10nm W fin regime, cannot be improved just by W fin scaling but by optimizing source/drain resistance, gate dielectric thickness together with the W fin scaling. We also explored the effect of process induced total and random variability on trans-conductance and output conductance of FinFETs. A systematic strategy to decouple different variability sources has been discussed and it is shown that mobility, source/drain resistance and oxide thickness are the critical parameters to reduce variability.
I. INTRODUCTION
The FinFETs successfully replaced planar MOS transistors at 22nm CMOS technology node because of their superior short channel control and higher driving capability at a much smaller footprint [1] . Over the years, the fin-width (W fin ) has been scaled down to improve the gate-electrostatic control and to continue logic oriented technology scaling [2] . Furthermore, the applications like Long-term evolution (LTE) phones and emerging sub-6GHz 5G bands demand transistors with better analog/Radiofrequency (RF) performance [3] . Therefore, the development of analog/RF capabilities in advanced FinFET technology nodes is essential to reap the System-on-Chip (SoC) benefits like low power and high performance in smaller area [4] , [5] .
Note that the analog domain mainly benefits from gate-length scaling (improved trans-conductance (g m )) and W fin scaling (better gate-electrostatic control, lower output conductance (g ds )) of FinFETs [6] , [7] . Recently, this W fin scaling has entered sub-10nm regime. There are several literature on the impact of sub-10nm W fin on logic performance [8] , [9] , [10] . However, the effect of sub-10nm W fin on the analog performance of n and pFinFETs has not been discussed in detail. We had earlier reported the effect of W fin scaling on the analog performance of nFinFETs [11] but the detailed analysis was not presented.
In this work, we have investigated in detail the effect of W fin scaling on the analog performance metrics like g m , g ds , intrinsic gain (g m /g ds ) and trans-conductance generation efficiency (g m /I d ) for n and p-type FinFETs. It is shown that the W fin scaling, by itself, cannot provide the necessary benefits in sub-10nm W fin regime. We explored few process optimization methods and showed that the analog performance in sub-10nm W fin regime can be improved by optimizing the effective dielectric thickness (EOT) and source/drain (S/D) resistance.
Further, for analog circuits like current mirrors and differential amplifiers, transistor-level matching is of utmost importance. However, the process-induced variability cause mismatch between transistors placed on same die (Local/Random) and different dies (Total = Global + Local). This adversely affects the circuit performance and production yield [12] , [13] . In this work, we have also investigated the total and random variability in g m and g ds for sub-10nm W fin FinFETs. We have provided a systematic strategy to separate different sources of g m variation. Using this strategy, we have shown that mobility (μ), source-drain series resistance (R SD ) and oxide-thickness (T ox ) are responsible for the variation in this regime. The knowledge about these variability sources is essential for, (a) reducing variability by process-parameter tuning and (b) modeling these variability sources for accurate prediction in circuit simulators.
The paper is organized as follows. Section II describes the device and measurement details. Section III discusses the effect of W fin on different analog performance metrics. Section IV presents some process modifications to improve the analog performance for sub-10nm W fin FinFETs. Section V discusses the device variability and different sources responsible for it followed by conclusion in Section VI.
II. DEVICE AND MEASUREMENT DETAILS
The FinFET devices used in this work are fabricated in a 300mm line at IMEC. The device fins with fin-height (H fin ) of ∼26nm are patterned using Self Aligned Double Patterning (SADP) method. The FinFETs with 7.5, 6 and 4.5nm W fin are used in this work and their TEM images are shown in Fig. 1 . These FinFETs have an EOT of ∼0.8nm. The final gate stack is fabricated by Replacement Metal Gate (RMG) technology with effective work-function set by different metal layers. The detailed process information can be found in [10] .
The transistors measured in this work have L g varying from 24 to 250nm. However, we have mainly focused on 28, 34nm for n and pFinFETs respectively. The measured devices have number of fins (N fin ) varying from 2 to 22. To investigate the analog performance metrics, the measurements are performed at room temperature on isolated FinFETs with different W fin on 13 dies across the wafer. The g m and g ds are extracted from the transfer and output characteristics for different gate overdrive voltage (V ov ) with transistors biased in saturation regime (V ds >V ov ).
For variability analysis, the measurements are performed on FinFETs across 145 dies in a single wafer. The identical FinFETs placed on different dies are measured to investigate the total variability. For random variability, the identical MOS transistor pair (MOS1 and MOS2) placed at a minimum possible distance (in identical environment) in the same die but with independent electrical connections are used. After electrical characterization, different device parameters are extracted from the measured transfer and output characteristics. Fig. 2 shows Sub-threshold swing (SS) and Drain-induced barrier lowering (DIBL) for nFinFETs with different W fin . As shown, the SS and DIBL reduces for narrower W fin FinFETs because of improved gate-electrostatic control. This improvement allows further L g scaling. Although, the SS and DIBL are shown for the nFinFETs, similar behavior is also observed for pFinFETs. Fig. 3 shows g m as a function of L g for FinFETs with different W fin . Each point represents median of the measurements carried on 13 dies (across the wafers) at V ov /V ds = 0.2/0.6V. As shown, the g m increases with reduction in L g . However, the rate of increase saturates for shorter L g and is almost zero for W fin of 4.5nm. This saturation behavior is attributed to the increased role of velocity saturation and R SD in shorter L g FinFETs. Fig. 4 shows g m as a function of V ov for FinFETs (L g of 28, 34 and 70nm) with different W fin . As shown, the g m increases non-linearly with V ov . Also, at a particular V ov , the g m reduces with W fin and this trend is same for both n and pFinFETs of different L g (Fig. 3 ). Since the slope of g m -V ov curve is proportional to μ and R SD , the observed non-linearity and degradation is attributed to these factors. To confirm this, we have extracted μ and R SD for different W fin s. The μ is extracted using the Split-CV measurement technique [14] and the maximum mobility (μ max ) for different W fin is shown in Fig. 5 . As shown, μ max degrades by ∼12% for 4.5nm W fin compared to the 7.5nm W fin . Note that with W fin scaling, the electrons (holes) get confined inside the silicon body resulting in enhanced electron (hole)-phonon interactions. Moreover, the increased proximity of electron/hole to Si-SiO 2 interface enhances surface roughness scattering thereby resulting in mobility degradation [9] , [15] .
III. EFFECT OF FIN-WIDTH SCALING

A. G M AND G DS
For R SD , we first extracted the on-state resistance, R on (V ds /I d at V ds = 50mV and V ov = 0.4V) for FinFETs with different L g on each die. The R on includes resistance contribution from channel (R ch ) and source/drain (R SD ). By linearly extrapolating the R on -L g to L g = 0, the R SD is extracted from the y-intercept [16] . Note that the R SD includes contribution from S/D extension region, S/D epilayer and contact resistance. Fig. 6 shows the R SD for FinFETs with different W fin . As shown, the R SD increases by ∼20% for nFinFET and multiple times for pFinFET when W fin is scaled from 7.5nm to 4.5nm. This R SD degradation for thinner fins is because of higher extension region resistance (thinner W fin ) and lower epi-volume (as mentioned in [10] ). The different R SD -W fin behavior in n and pFinFETs can be attributed to different S/D extension-implant dose retention, dopant diffusion and an additional component in extension and S/D regions [10] . To summarize, the g m reduces for narrower W fin FinFETs because of μ and R SD degradation in sub-10nm W fin regime. Fig. 7 shows g ds as a function of V 2 ov for n/p-FinFETs. As shown, the g ds reduces for narrower W fin for all the V ov s. A strong correlation between g ds and DIBL for shorter L g FinFETs with 4.5nm, 6nm and 7.5nm W fin s in Fig. 8 , confirms the role of DIBL (gate electrostatic control) on g ds . The reduction in DIBL with W fin scaling (Fig. 2) explains the g ds reduction with W fin . 
B. G M /G DS AND G M /I D
Some analog circuits like amplifiers need higher transistor intrinsic gain (g m /g ds ) while power efficient analog circuits need higher gain at smaller bias current. Therefore, the higher trans-conductance generation efficiency (g m /I d ) is an important performance metric. We have studied the effect of W fin scaling on both these metrics. Fig. 9 shows g m /g ds as a function of W fin for different V ov . With W fin scaling, no significant improvement in g m /g ds is observed for nFinFETs while some degradation is observed for pFinFETs. In-spite of g ds improvement, the g m degradation is the main reason behind this behavior. Fig. 10 shows g m /I d as a function of V ov for different W fin s. As shown, the g m /I d is almost constant with W fin scaling for nFinFETs while it degrades for pFinFETs. The higher g m reduction for thinner W fin pFinFETs is mainly responsible for this behavior. 
IV. PROCESS OPTIMIZATION TO IMPROVE THE ANALOG PERFORMANCE
Overall, the considerable improvement in FinFET analog performance achieved by scaling L g for narrower fin devices, is no longer observed in sub-10nm W fin s. In this section, we explored some process options to improve the analog performance.
For R SD optimization, we investigated two different S/D epitaxial stacks (Epi-I and Epi-II). The Epi-II (∼2 × 10 21 cm −3 ) has higher S/D doping compared to Epi-I (∼3 × 10 20 cm −3 ). Both these Epis are grown with different process conditions [17] to enable different epi-doping. Fig. 11 shows g m and g ds for FinFETs having these Epistacks. The R SD decreases and gate-S/D overlap length (L ov ) increases [10] with higher S/D doping. This improves g m by ∼53% and g ds by ∼26% as shown in Fig. 11 . Overall, ∼21% increase in g m /g ds is observed for Epi-II, which is shown in Fig. 12 . Another technique to improve the analog performance is by EOT scaling. Thinner EOT improves the gate-control but reduces carrier mobility. The effect of thinner EOT (achieved by scaling the HfO 2 thickness from 1.8 to 1.5nm) is shown in Fig. 13 . As shown, ∼23% improvement is achieved in g m /g ds due to ∼7.5% increase in g m and ∼15% reduction in g ds for thinner EOT.
Further, the process innovations like smoothing of finsidewalls can be used to reduce the mobility degradation [18] , increase g m (for constant g ds ) and improve g m /g ds . Higher H fin (taller fins) in tapered fin FinFETs can also improve g m /foot-print and g m /g ds [19] . Fig. 14a shows g m as a function of V ov for 28nm long n-FinFETs measured across 145 different dies in a wafer. The spread in the g m illustrates the total variations. Fig. 14b shows standard deviation of this g m variation (σ gm ) for different V ov and W fin . As shown, σ gm monotonically increases with V ov for all the W fin s. To investigate in detail, we correlated g m with R SD for each die. Fig. 15 shows the correlation for different V ov s. As observed, the g m correlates very well with R SD and the correlation is stronger for higher V ov s. This underlines the role of R SD on variability and its V ov dependence in sub-10nm W fin regime.
V. TOTAL AND RANDOM VARIABILITY
Further, we provide a systematic strategy to decouple different sources responsible for g m variations and quantify their impact. We separated g m variability in terms of three components, SS, R SD and μ variations. Note, since the g m variations are investigated for constant V ov , the effect of V t on variation is eliminated. The SS component capture the variations in L g , W fin and T ox occurred during the fabrication. By simplified error propagation law [20] , the σ g m in terms of the three components can be written as,
The above equation assumes that SS, R SD and μ variations are independent of each other and it has been verified. For each component (x), the first factor ( ∂g m ∂x ) is the regressionline slope obtained from g m -x correlation. The standard deviation of component x represents the second factor (σ x ). The measured σ g m and the respective contribution from SS, R SD and μ to σ g m for the 28nm long nFinFET at V ov /V ds = 0.2/0.8V is shown Fig. 16 . Note, the contribution from μ is calculated by subtracting the SS and R SD contribution from the measured σ g m using (1). As shown, the total variability in g m is ∼12% and the variations in μ and R SD are mainly responsible for it.
We have also looked at the effect of random variability on g m (σ g m ). For this, we used the same methodology as discussed in the previous paragraph. The components in (1) are calculated using measurement from matched transistor pairs, i.e., SS, R SD and μ where SS = SS MOS1 -SS MOS2 , etc. as discussed in Section II. The measured σ g m and the respective contribution from SS, R SD and μ for nFinFET at V ov /V ds = 0.2/0.8V is shown in Fig. 17 . As shown, the process induced random variability in g m is ∼12%. The mobility variations are mainly responsible for the random variability followed by R SD and SS variations. We investigated further to find out the exact factor responsible for SS variation. Table 1 summarizes the effect of L g , W fin and T ox variation on g m -SS correlations while Fig. 18a shows the correlation between g m and SS for a 28nm long nFinFET. The negative correlation observed for g m -SS (ρ = −0.22) can only be explained by T ox variations (from Table I ). To augment our understanding further, we have plotted g m -SS correlation for FinFETs with two different EOTs. This is shown in Fig. 18 . The increased strength of g m -SS correlation (ρ = −0.44) for thinner EOT (where T ox variations should be dominant) confirms the role of T ox in SS and hence in g m variations. Although, the correlation is shown for g m and SS, similar behavior is also observed for g m and SS correlation. Fig. 19 shows the normalized g m variation as a function of (Gate-Area) −0.5 (similar to Pelgrom plot [21] ). The zero intercept indicates that the variation have random nature while the slope of this plot (A gm ) indicates the magnitude of g m variability. The increase in A gm for thinner EOT underlines the importance of T ox variation in advanced technology nodes. Fig. 20a shows the g m Pelgrom plot for FinFETs with different S/D Epi. stacks (Epi-I and Epi-II as discussed in Section IV). The A gm for Epi-II decreases by ∼14%. This improvement is because of the reduced R SD variation (higher Epi doping and optimized Epi-stack [17] ) for Epi-II (refer Fig. 20b ) confirming the role of Epi-layers in R SD variations. Fig. 21a shows the g m Pelgrom plot for FinFETs with different W fin s. As shown, the A gm , i.e., g m variability increases for narrower W fin . The decomposed components of g m variability for two different W fin s are shown in Fig. 21b . The higher g m variability for thinner W fin is because of the increased contribution of R SD and μ variation. Overall, the R SD , μ and T ox variation will play a crucial role in g m variability for upcoming technology nodes having narrower fins and thinner EOT.
Finally, to investigate the g ds variability, we have plotted σ gds as a function of V ov for different W fin s and L g s, which is shown in Fig. 22 . It is observed that for a particular L g and V ov , σ gds is same for different W fin s. Since, g ds strongly correlates with DIBL (refer Fig. 8 ), the DIBL variation is mainly responsible for g ds variation, which is same for different W fin (refer Fig. 2 ).
VI. CONCLUSION
To summarize, we investigated in detail the effect of Sub-10nm fin width on FinFET analog performance and its variability. It was found that g m degrades and g ds improves for thinner fins resulting in less/zero analog performance benefit. Further, it was shown that the analog performance for thinner fins can be improved by proper optimization of R SD and gate dielectric. The impact of process-induced total and random variability on g m and g ds was also explored. Using a systematic methodology, different sources responsible for g m variation were separated. It was shown that μ, R SD and T ox variation were mainly responsible for the g m variability and will become critical in upcoming technology nodes having narrower fins and thinner EOT.
